In the present work, we report self-assembling bismuth-containing nano-electroded cells of layered perovskite ferroelectric thin films that are about 200 nm in size, that is 50 times smaller than the smallest cell reported to date. Heteroepitaxial Bi-rich Bi 4 Ti 3 O 12 films were grown by pulsed laser deposition ͑PLD͒ on top of epitaxial conductive La 0.5 Sr 0.5 CoO 3 ͑LSCO͒ layers equally deposited by PLD. The epitaxial LSCO has been grown on top of an epitaxial CeO 2 yttrium-stabilized zirconia ͑YSZ͒ stack, itself deposited by PLD on Si͑100͒ substrates. As a consequence of the high substrate temperature during the epitaxial deposition of the Bi 4 Ti 3 O 12 layer, the excess Bi segregates, migrates to the surface where it forms a self-organized array of epitaxial mesas which possess metallic-like electrical characteristics. © 1998 American Institute of Physics.
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Immense efforts have been undertaken in microelectronics to provide ultrahigh density ultralarge scale integration ͑ULSI͒ memory chips. The use of submicron lithography together with complicated geometries involving stacking and trenching of silicon devices in order to obtain more capacitance per unit area has been emphasized, the resistors and transistors in the integrated circuits taking up negligible space. In the effort to increase capacitance, the silicon-oxide capacitors will potentially be replaced with ferroelectric materials, whose dielectric constants are 100 times larger, permitting the same capacitance in a 100 times smaller area. Most of the problems with ferroelectric thin films have been solved recently by using either unusual bismuth compounds 1 or high-T c superconducting electrodes. 2 However, the main limitation on the recent development of ferroelectric thinfilm memory 3 in 64 Mbit-4 Gbit densities has been the ability to scale capacitor cell sizes below 1 m
2
. Until now the smallest cells reported were preliminary studies on 0.7ϫ0.7 m cells from NEC produced by conventional submicron lithography, 4 and 1.0ϫ1.0 m cells from Mitsubishi produced by the chemical solution deposition ͑CSD͒ method, adding a photoresist to the ferroelectric precursors and optically patterning. 5 In the present work we report selfassembling nano-electroded cells of ferroelectric thin films that are 50 times smaller than the previous NEC record, although these cells are not yet registered. This shows that scaling of ferroelectric memories to 1 Gbit densities is indeed possible, provided registered formation will prove to be possible. For practical devices the valleys surrounding the Bi-containing crystalline mesas can be filled ͑e.g., with a spin-on glass͒ to produce a mechanically robust memory chip.
Here we report on rectangular planar arrays of Bicontaining crystalline electrodes showing metallic conductivity on the surface of epitaxial films of bismuth titanate prepared by pulsed later deposition. The bismuth titanate layer has been deposited on top of an epitaxial layer of La 0.5 Sr 0.5 CoO 3 ͑LSCO͒ serving both as electrode and as template for the ferroelectric layer. An epitaxial layer of CeO 2 and an underlying epitaxial yttrium-stabilized zirconia ͑YSZ͒ layer between the LSCO and the Si substrate prevent Bi diffusion. The nano electrodes are rather uniform in size and well separated from each other with no overlap or terraces ͓Fig. 1͑a͔͒ yielding ϳ1 Gbit of accessible ferroelectric cells per chip ͑0.5ϫ0.5 cm 2 ). Depending upon processing conditions the maximum sizes of the nano electrodes are typically 125 nm and can exceed 200 nm.
Under sol-gel, metalorganic decomposition ͑MOD͒, or pulsed laser deposition ͑PLD͒ bismuth titanate ͑BiT͒ and strontium bismuth tantalate ͑SBT͒ films segregate out metallic, elemental bismuth at the surface. 6 The reported x-ray photoelectron spectroscopy ͑XPS͒ data showed that about 30% of the Bi at the surface of SBT is elemental Bi 0 and 70% is Bi 3ϩ , and the angular dependence revealed that the metallic Bi was confined to the surface. The XPS study was, however, not space resolved and therefore no lateral information was available. Our new scanning electron microscopy ͑SEM͒, transmission electron microscopy ͑TEM͒, and atomic force microscopy ͑AFM͒ studies of PLD-processed Bi 4 Ti 3 O 12 show that an array of crystalline, mesa-like Bicontaining islands, 40 nm high, grows on the surface. The heights are uniform and are shown in Fig. 1͑b͒ and, via TEM cross sections, in Fig. 2 or in an oxygen-poor ambient. 7 In our case, however, the pure 13.3 Pa oxygen atmosphere prevents the reduction of the bismuth oxide, and the islands are mainly composed of crystalline cubic ␦-Bi 2 O 3 as determined from the interatomic distances of, and the angles between, ͕111͖ planes in highresolution electron microscopy ͑HREM͒. The nanoscale islands have a short-range glassy correlation function ͑Fig. 3͒, i.e., a well-defined nearest neighbor separation of ϳ150-500 nm, which depends on processing conditions, and a strong rectangular angular correlation peaking at 90°intervals. Their size and density permit a self-patterning 256 Mbit or 1 Gbit ferroelectric electroded array, provided the mesas can be induced to grow in a registered array.
Ferroelectric switching of these small capacitors has been obtained using Hg-ball contacts. Two Hg balls were put on the top surface and observed via SEM to wet only the Bi mesas, the LSCO conducting bottom layer serving as a middle floating electrode. Figure 4 shows the ferroelectric properties of a nanoscale capacitor array consisting of a 180 nm thick Bi 4 Ti 3 O 12 film epitaxially deposited on a stack of YSZ/CeO 2 /LSCO. The curve shown is neither square nor saturated and typically characterizes a lossy ferroelectric, but the quality of the hysteresis is quite comparable to that in large-area cells of the same material. 8 The switching ͑coer-cive͒ voltage is 3 V, corresponding to fields of ϳ55 kV/cm and the remanent polarization P r Х4 C/cm 2 , comparable to the known value for large-area cells. It is an assumption in our analysis that the lines of force from top to bottom electrodes are normal, so that only the ferroelectric directly under the Bi-containing nano electrode switches. Although fringing fields for these aspect ratios may be large, such fields will not be in a direction to induce significant switching of nearby regions of the dielectric film. Above 0.5 V, current-voltage data show almost perfectly quadratic dependence typical of space-charge limited currents. The leakage current is about Similar outgrowths or hillocks forming at the surface of SrBi 2 Ta 2 O 9 films annealed in an hydrogen ambient have recently been reported. 9 These hillocks have been identified to be metallic bismuth arising from a chemical reaction of the SrBi 2 Ta 2 O 9 surface with hydrogen, reduction of Bi, and subsequent outdiffusion of the metallic bismuth to the surface. However, since the reported films are polycrystalline, no definite orientation of these outgrowths can be expected or has been observed. In contrast, our film stack is epitaxial and it is clearly seen in Fig. 1͑a͒ that the Bi-containing nano electrodes have a definite orientation correlated with the crystallographic axes of the underlying layers and with the ͓100͔ axes of the Si substrate. A seeded growth of the nano electrodes should thus permit a regular patterning, that is a registration of the nano-electrode pattern and therefore an addressing of the nanoscale ferroelectric memory cells. A discussion of techniques for registering and addressing these arrays by seeding growth will be given elsewhere. It has to be noted that cubic ␦-Bi 2 O 3 composing the nanoscale mesas has a defect fluorite structure and is the best ion conductor known with a resistivity of ϳ1 ⍀ cm at 1023 K, therefore perfectly suitable to serve as nano electrodes. 10 In summary, self-assembling nano-electroded cells of ferroelectric thin films that are 50 times smaller than the previous record have been achieved. This nearly two orders of magnitude reduction in cell size shows that scaling of ferroelectric memories to 1 Gbit densities is indeed possible, provided registered arrays may be grown by appropriate seeding techniques. Although the reported phenomenon has been observed for an epitaxial Bi 4 Ti 3 O 12 film, it should also occur on a variety of ferroelectric thin-film capacitors of bismuth-containing layer-structure perovskites, such as strontium bismuth tantalate ͑SBT͒.
